IBM Unveils 3D-Stacked .7nm Chip Design

IBM says ‘nanostack’ approach could fit nearly 100 billion transistors into fingernail-sized area, amid soaring demand for processing power

This article has been indexed from Silicon UK

Read the original article: